

Chapter 4

The Processor Data Hazards


Pipeline Complexity

- Record of Intel Microprocessors in terms of pipeline complexity, number of cores, and power. The Pentium 4 pipeline stages do not include the commit stages. If they were included, the Pentium 4 pipelines would be even deeper.

Microprocessor	Year	Clock Rate	Pipeline Stages	Issue Width	Out-of-Order/Speculation	Cores/Chip	Power
Intel 486	1989	25 MHz	5	1	No	1	5 W
Intel Pentium	1993	66 MHz	5	2	No	1	10 W
Intel Pentium Pro	1997	200 MHz	10	3	Yes	1	29 W
Intel Pentium 4 Willamette	2001	2000 MHz	22	3	Yes	1	75 W
Intel Pentium 4 Prescott	2004	3600 MHz	31	3	Yes	1	103 W
Intel Core	2006	2930 MHz	14	4	Yes	2	75 W
Intel Core i5 Nehalem	2010	3300 MHz	14	4	Yes	1	87 W
Intel Core i5 Ivy Bridge	2012	3400 MHz	14	4	Yes	8	77 W


A8 Pipeline

- The first three stages fetch instructions into a 12-entry instruction fetch buffer. The *Address Generation Unit* (AGU) uses a *Branch Target Buffer* (BTB), *Global History Buffer* (GHB), and a *Return Stack* (RS) to predict branches to try to keep the fetch queue full. Instruction decode is five stages and instruction execution is six stages.




Core I7 Pipeline

- The Core i7 pipeline with memory components. The total pipeline depth is 14 stages, with branch mis-predictions costing 17 clock cycles. This design can buffer 48 loads and 32 stores. The six independent units can begin execution of a ready RISC operation each clock cycle.




Review - Pipeline Registers

- Need registers between stages to hold information produced in previous cycle.



Review - Five Instruction Sequence




Once the pipeline is full, one instruction is completed every cycle, so CPI = 1

Review: Can Pipelining Get Us Into Trouble?


- Yes: **Pipeline Hazards**
 - **Structural hazards:** different instructions in different stages (or the same stage) conflicting for the same resource.
 - **Data hazards:** an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction.
 - **Control hazards:** fetching the next instruction cannot continue because it does not know the outcome of a branch – special case of a data hazard – separate category because they are treated in different ways.
- Can usually resolve hazards by **waiting**.

Pipelined Control - Simplified




Pipelined Control

- Control signals are derived from the instruction opcode as in single-cycle implementation.




Pipelined Control




Structural Hazards

- A structural hazard is a *conflict for use of a resource*.
- A combination instruction/data memory would create a structural hazard in a pipelined architecture
 - Load/store requires data access.
 - Instruction fetch would have to *stall* for that cycle.
- Fix with separate instruction and data memories (I\$ and D\$).

A Single Memory Would Be a Structural Hazard



Optimizing Register File Access




Data Hazards


- An instruction *produces* a value in a given pipeline stage.
- A subsequent instruction *consumes* that value in a pipeline stage.
- The consumer may have to be delayed so that the time of consumption is later than the time of production.

Data Hazards

- Data hazards occur when an instruction depends on data computed by a previous instruction:
 - add \$s0, \$t0, \$t1
 - sub \$t2, \$s0, \$t3




One Way to "Fix" a Data Hazard




A Better Way - Forwarding

- Use result when it is computed
 - Don't wait for it to be stored in a register.
 - Requires extra connections in the datapath.




Forwarding Example




Load-Use Data Hazard

- Can't always avoid stalls by forwarding
 - The value may not be available when needed.
 - Can't forward backward in time.




Example of Load-use Data Hazard

- Dependencies backward in time cause *hazards*.



Code Scheduling to Avoid Stalls


- Reorder code to avoid the use of the load result in the next instruction.
- C code for $A = B + E$; $C = B + F$;



Data Hazards in ALU Instructions

- Consider this sequence:
 - sub \$2, \$1, \$3
 - and \$12, \$2, \$5
 - or \$13, \$6, \$2
 - add \$14, \$2, \$2
 - sw \$15, 100(\$2)
- Can we resolve hazards with forwarding?
- How do we detect when to forward?

Dependencies & Forwarding



Data Forwarding

- Take the result from the earliest point that it exists in **any** of the pipeline state registers and forward it to the functional units that need it in that particular cycle.
- For the ALU functional unit: the inputs can come from **any** pipeline register rather than just from ID/EX by
 - Adding multiplexers to the inputs of the ALU.
 - Connecting the Rd write-data in EX/MEM or MEM/WB to either (or both) of the EX's stage Rs and Rt mux inputs.
 - Adding the proper control hardware to control new muxes.
- Other functional units may need similar forwarding logic (e.g., the DM).
- With forwarding, you can achieve a CPI of 1 even in the presence of data dependencies.

Detecting the Need to Forward

- Pass register numbers along pipeline
 - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
 - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when
 - EX/MEM.RegisterRd = ID/EX.RegisterRs
 - EX/MEM.RegisterRd = ID/EX.RegisterRt
 - MEM/WB.RegisterRd = ID/EX.RegisterRs
 - MEM/WB.RegisterRd = ID/EX.RegisterRt


Fwd from
EX/MEM
pipeline reg

Fwd from
MEM/WB
pipeline reg

Detecting the Need to Forward

- But only if forwarding instruction will write to a register
 - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
 - EX/MEM.RegisterRd \neq 0,
MEM/WB.RegisterRd \neq 0

Forwarding Paths



Forwarding Conditions

- EX hazard
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd \neq 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
ForwardA = 10
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd \neq 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
ForwardB = 10
- MEM hazard
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd \neq 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
ForwardA = 01
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd \neq 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
ForwardB = 01


Double Data Hazard

- Consider the sequence:
 - add \$1, \$1, \$2
 - add \$1, \$1, \$3
 - add \$1, \$1, \$4
- Both hazard situations occur
 - Want to use the most recent.
- Revise MEM hazard condition
 - Only fwd if EX hazard condition isn't true.


Revised Forwarding Conditions

- MEM hazard
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0)
and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
ForwardA = 01
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0)
and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
ForwardB = 01

Datapath with Forwarding



Load-Use Data Hazard




Load-Use Hazard Detection

- Check when instruction is decoded in ID stage.
- ALU operand register numbers in ID stage are given by
 - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
 - ID/EX.MemRead and
 - ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble.


How to Stall the Pipeline

- Force control values in ID/EX register to 0
 - EX, MEM and WB do nop (no-operation).
- Prevent update of PC and IF/ID register
 - Simply forces the same instruction to be decoded again.
 - Following instruction is fetched again.
 - 1-cycle stall allows MEM to read data for 1w
 - Can subsequently forward to EX stage if needed.

Stall/Bubble in the Pipeline



Datapath with Hazard Detection



Summary

- All modern day processors use pipelining for performance (a CPI of 1 and a fast clock cycle).
- Pipeline clock rate limited by **slowest** pipeline stage – so designing a balanced pipeline is important.
- Must detect and resolve hazards
 - Structural hazards – resolved by designing the pipeline correctly.
 - Data hazards
 - Stall (impacts CPI).
 - Forward (requires hardware support).
 - Control hazards – put the branch decision hardware in as early a stage of the pipeline as possible
 - Stall (impacts CPI).
 - Delay decision (requires compiler support).
 - **Static** and **dynamic prediction** (requires hardware support).